PTO/SB/084(10-01
Approved for use through 10/31/2002, OMB 651-003
US Priest & Turkerest Office U.S. DEPARTMENT OF COMMERCI

Substitute for form 1449A/PTO	Complete if Known	required to respond to a consciour or information unless a governor a value civilo control number
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Application Number	10/666169
(Use as many sheets as necessar)	Filing Date	September 19, 2003
(4)	First Named Inventor	Jas, Abhijit
INB 3 6 MINE S. C.	Group Art Unit	2816
	Examiner Name	Unknown
Sheet 1 of 1	Attorney Docket No: 8	384.911US1

		US P	ATENT DOCUMENT	S		
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate
R59	US-6,032,278	02/29/2000	Parvathala, Praveen, et al.	714	726	12/26/1996
RSO	US-6,477,674	11/05/2002	Bates, Sarah E., et al.	714 -	738	11/05/2002
R50	US-6,510,398	01/21/2003	Kundu, Sandip , et al.	702	117	06/22/2000
R50	US-6,564,347	05/13/2003	Mates, John W.	714	727	07/29/1999

	•	<b>FOREIGN PATENT</b>	DOCUMENTS			
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T <sup>2</sup>

	OTHER	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No 1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	Τ²
RSO	*	"Linear Feedback Shift Registers", www.math.cudenver.edu/~wcherowi/courses/m5410/m5410fsr.html, 1-8	<u> </u>
R59		"What's an LFSR?", Texas Instruments SCTA036A, (12/01/1996),11 pgs.	
RES		AL-YAMANI, AHMAD A., et al., "Built-In Reseeding For Serial Bist", Proceedings 21st IEEE VLSI Test Symposium, (2002),1-22	
R50		BAYRAKTAROGLU, ISMET, et al., "Test volume and application time reduction through scan chain concealment", Proceedings of the 38th Design Automation Conference, (2001),151-5	
R50		HELLEBRAND, SYBILLE, "A Mixed Mode Bist Scheme Based on Reseeding of Folding Counters", Proceedings International Test Conference 2000, (2000),778-84	
RSD		JAS, ABHIJIT, et al., "An Embedded Core DFT Scheme to Obtain Highly Compressed Test Sets", Test Symposium, 1999. (ATS '99) Proceedings. Eighth Asian, 16-18 Nov. 1999, (1999),275-280	
RSW		JAS, ABHIJIT, et al., "Scan vector compression/decompression using statistical coding", VLSI Test Symposium, 1999. Proceedings. 17th IEEE., 25-29 April 1999, (1999),114-120	
R5D		JAS, ABHIJIT, et al., "Test vector decompression via cyclical scan chains and its application to testing core-based designs", Test Conference, 1998. Proceedings. International, 18-23 Oct. 1998, (1998),458-464	
RSD		JAS, ABHIJIT, "Virtual scan chains: a means for reducing scan length in cores", VLSI Test Symposium, 2000. Proceedings. 18th IEEE, 30 April-4 May 2000, (2000),73-78	
RSA		LIANG, HUA-GUO, et al., "Two-Dimensional Test Data Compression for Scan-Based Deterministic Bist", Proceedings International Test Conference 2001, (2001),894-902	
R50.		TOUBA, NUR A., et al., "Transformed Pseudo-Random Patterns for BIST", <u>Proceedings</u> 13th IEEE VLSI Test Symposium, (1995),410-16	
RSO		TREYTNAR, DIETER, et al., "LFSR Test Pattern Crosstalk in Nanometer Technologies", IEEE Workshop on Signal Propagation on Interconnects, Pisa, Italy, (May 12-15, 2002),115-118	

EXAMINER & Statistidine

DATE CONSIDERED

4/35/06

PTO/SB/08A(10-01)
Approved for use through 10/31/2002, OMB 651-0031
US Patent & Trademark Office: U.S. DEPARTMENT OF COMMERCE

Substitute for form 1449A/PTO	Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid QMB control number.  Complete if Known		
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Applicati n Number	Unknown	
(Use as many sheets as necessary)	Filing Date	Even Date Herewith	
	First Named Invent r	Jas, Abhijit	
	Group Art Unit	Unknown	
	Examiner Name Unknown		
Sheet 1 of 1	Attorney Docket No: 8	84.911US1	

	US PATENT DOCUMENTS						
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate	

		<b>FOREIGN PATENT</b>	DOCUMENTS			
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	L <sub>3</sub>

	OTHE	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No 1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T
R18		JAS, ABHIJIT, "Dissertation: Test Vector Compression Techniques for Systems-on-Chip", University of Texas at Austin, 117 pages, (May 2001).	

**EXAMINER** 

DATE CONSIDERED